

Physics of Failure Analysis of Xilinx Flip chip CCGA Packages

Jong-ook Suh, Shri Agarwal, Peter Dillon, Doug Sheldon

Jet Propulsion Laboratory, California Institute of Technology

NASA Electronic Parts and Packaging Program (NEPP)

3rd Annual NEPP Electronic Technology Workshop (ETW)

June 11-13th, 2012

© 2012 California Institute of Technology. Government sponsorship acknowledged.

Outline



- 1. Background
- 2. Approach
- 3. Results
- 4. Current status of the task and future plans.
- 5. Summary

Background



Release of Xilinx Virtex 4

 Demand of more highly functional devices lead to <u>non-hermetic</u> flip chip ceramic column grid array packages, such as Xilinx V4.

Class-Y effort

There has been on-going effort to add new a class (class-Y), in order to bring V4-like packages into the QML system.

Goal

- Identify limit of class-Y type non-hermetic ceramic flip chip packages, beginning from Xilinx V4 and V5.
- Check if additional reliability tests need to be done on class-Y type packages in addition to conventional reliability tests.

Approach

Two main issues of V4/V5, class-Y type products:




1. Non-hermeticity:

- Die and organic materials (underfill and lid adhesive) are directly exposed to space environment.
 - ex) Underfill protects the flip chip solder joints. But nothing protects underfill from the space environment.
- → Need to investigate how degradation of organic materials in the space environment can compromise reliabilities of a package.

2. Fine feature size

- One of the biggest reason why manufactures started to produce class-Y type products:
 - Sub-90nm devices were generating too much heat. Direct lid attachment to the die was necessary for thermal management.
- Future class-Y products are bound to have fine feature size. (Thinner metallization, fine pitch flip chip solder.)
- → Need to investigate if conventional reliability tests regarding the fine feature size are good enough for space applications.



Approach (cont'd)

- Xilinx offers daisy chained XCDAISY series dummy V4 samples.
 - Only columns are daisy chained with each other. The XCDAISY samples only allows us to test continuity of columns. Flip chip solder bumps can not be tested using XCDAISY samples.
 - → Due to unavailability of adequate test vehicle, concerns from organic material degradation and interconnection reliabilities had to be dealt separately.
- Two different NEPP tasks were initiated at JPL

1. Physics of Failure Analysis of Xilinx Flip chip CCGA Packages


Mainly focus on materials issue related to the 'Non-hermeticity' issue.

- 1) Evaluation of individual organic materials used at V4 and V5
- 2) More thorough DPA
- 3) FEA

2. Aeroflex technology as class-Y demonstrator

Mainly focus on reliably issue from the 'Fine feature size'

- 1) Collaborative effort with Aeroflex.
- 2) Use Aeroflex R&D daisy chained ceramic flip chip sample.
- 3) Study whether conventional reliability tests are enough for space applications.



Importance of underfill and lid adhesive



Role of underfill

- Stress reduction on flip chip solder joints
 - The underfill redistributes the stress, preventing stress concentration at the solder joints. Stress on solder joints is reduced in more than an order of magnitude.
 - The underfill changes the dominant strain from shear to axial or longitudinal, inducing hydrostatic compressive stresses on the solder joint.
 - During thermal cycling, failure of flip chip solder joints with an underfill generally occur after the underfill material becomes compromised.
- Protects flip chip solder joints from external environment, in terrestrial applications.
- → Underfill plays critical role in increasing thermal cycling life of flip chip packages.

Role of lid adhesive

 Efficient dissipation of heat, while maintaining good adhesion between die and lid.

Underfill study

- A variety of reliability testing has been performed on the V4. (ex: Thermal cycling, shock & vibration), but there are no test results directly relating reliability and performance to the LEO environment.
- Reliability of materials used in Xilinx packages under the flight mission environment was studied.
- Raw underfill and lid adhesive materials used in Xilinx packages were procured with help of IBM Bromont. JPL is the only organization other than IBM who has those materials.
- Bulk underfill and lid adhesive samples were fabricated at JPL for various experiments.
- Daisy chained V4s were also procured.
- JPL began studying properties, behavior and reliabilities of the LP2 underfill material as it relates to protecting the flip chip/solder bump/substrate interface when exposed to LEO environment. Also conducted 'Due diligence' study on existing test data on reliabilities of virtex 4.

Mechanical properties of LP2 underfill material

Elastic modulus and hardness

- Measured by nano-indentation.
- Elastic modulus
 - Need to be large enough to carry the stress from the solder bumps without exerting excessive stress on the die.
 - Need to know to perform FEA
 - Measured value was 8.9 GPa.

Cure Schedule	Elastic Modulus (GPa)	Hardness (GPa)
Recommended cure schedule	8.9	0.52
Alternative cure schedule	4.6	0.32

- o Also investigated effect of thermal aging on elastic modulus and hardness
 - Values increased and reached plateau within 14 days. Changes in mechanical properties by additional cross-linking from thermal aging can be completed in less than 14 days at 125°C.

ing Progi

11-13, 2

Adhesive strength

- Delamination of underfill is fatal for flip chip solder joints.
- Investigated effect of temperature on adhesive strength.
 - Lap shear test results remained high enough from -55 to +125°C.

All measured mechanical properties met requirements for a good underfill for both terrestrial and space applications. No degradation from exposure to hot/cold temperature or thermal

aging was observed.

As-Cured
 Aged 7 days
 Aged 14 days
 Aged 21 days
 Aged 28 days

 Aged 28 days

 Displacement (nm)

3400 13200 23000 2800 2600 2400 22000 -70 -50 -30 -10 10 30 50 70 90 110 130 Temperature

To be presented by Jong-ook Suh at (ETW), NASA Goddard Space

Thermal properties and behavior of LP2 underfill material

Glass transition temperature

- Properties of a polymer material (i.e, CTE, elastic modulus, electrical impedance) dramatically change at the glass transition temperature (Tg)
- It is desirable for underfill materials to have Tg outside the operating temperature range of the package. (ex: higher than +125°C)
- Measured with differential scanning calorimetry (DSC), thermomechanical analysis (TMA), and Dynamic mechanical analysis (DMA).
- As long as the underfill material was cured under recommended cure condition, the measured Tg was higher than +130°C.

(The junction temperature will be significantly higher than the temperature of underfill.)


Coefficient of thermal expansion

- Measured with TMA.
- o Ideally, CTE of underfill material should be close to or slightly higher than the CTE of the solder. (CTE of 95Pb5Sn is 29.0 ppm/°C)
- Measured CTE was 21.27 ppm/°C.

Thermal degradation

- Measured with thermogravimetric analysis (TGA)
- Onset of weight loss transition was at 373.94°C

Tg and CTE values were satisfactory.



To be presented by Jong-ook Suh at the NASA Electronic Parts and Packaging Program (NEI

(ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 11-13, 2012 and published on nepp.nasa.gov

Outgassing behavior of LP2 underfill material

Effect of vacuum thermal cycling


- Polymer chain fragmentation from vacuum thermal cycling can generate volatile components inducing further outgassing. Additional surface area resulting from cracking or crazing of a polymer can increase outgassing rates.
- o An XCDAISY sample was used to simulated delamination and cracking of underfill.
- There was no indication of increased outgassing by thermal cycling.

Effect of radiation

- Radiation can induce scissioning and generate volatile fragments, resulting in additional outgassing.
- \circ Bulk underfill samples were exposed to O_2 plasma up to 6 hours, and analyzed with Direct Analysis in Real Time (DART) method.
- No potential contaminant created by radiation was detected.

Outgassing rate

- Outgassing rate was measured by Molecular Contamination Investigation Facility (MCIF) at JPL.
- CVCM measures the total amount of volatile component that can eventually outgas. MCIF measures how fast volatile components will outgas.
- The outgassing rate of the LP2 underfill was extremely low.



Electrical behavior

Volume resistivity

- Measured with standard resistivity cell, on 75μm thick LP2 material spincoated to N+ type 4-inch silicon wafer.
- Measured volume resistivity was <u>3.92×10¹⁵ ohm-cm</u>.

Possibility of arcing due to radiation

- There have been questions among some members of the space community, based on their experiences with printed circuit board encapsulation, as to whether or not there is any likelihood radiation may induce arcing of the underfill.
- Dielectric materials for space applications are recommended to have a minimum conductivity, in order to minimize the risk of arcing. (resistivity below 10¹⁵ ohm-cm.)
- Even though the resistivity of LP2 material is higher than 10¹⁵ ohm-cm, the risk of radiation charging and arcing is low, because the geometry of the package will prevent the LP2 underfill material from charging.
 - In the case of very thin materials surrounded by thick materials, the energetic electrons or protons either are stopped by other materials before they reach the material or pass through it entirely.

LEO environment tests on underfill and lid adhesive

- Most of the tests were done under atmospheric pressure.
 - Mechanical properties
 - Elastic modulus and hardness.
 - o Effect of thermal aging
 - Adhesive strength
 - Effect of temperature
 - Thermal properties and behavior
 - Thermal degradation
 - Glass transition temperature
 - Coefficient of thermal expansion
 - Outgassing behavior
 - · Effect of vacuum thermal cycling
 - Effect of radiation
 - Outgassing rate
 - Electrical behavior
 - Volume resistivity
 - · Possibility of arcing due to radiation
- Reliabilities of materials in Xilinx packages under the LEO environment are being investigated.
- There are various constituents of the LEO environment.
 - Vacuum, ionizing radiation, atomic oxygen, UV radiation...
 - High vacuum was determined to be the most relevant and realistic issue for the class-Y type packages.

 Long term vacuum thermal aging tests are being conducted on the underfill and lid adhesive materials.



- Effect of long term vacuum exposure on mechanical, electrical, and thermal properties on underfill and lid adhesive are being investigated.
 - Elastic modulus of underfill
 - Adhesive strength of underfill and lid adhesive
 - Thermal conductivity of lid adhesive
 - Tg, CTE, storage modulus, and loss modulus of underfill
- Other tests involving hot and cold temperatures are also being conducted.
 Ex) Elastic modulus of underfill at hot and cold temperatures



Summary



- JPL has been investigating reliability issues of Xilinx flip chip CCGA packages in terms of underfill and lid adhesive materials.
- The LP2 underfill material did not show any critical weakness from tests done under atmospheric pressure.
- Long term vacuum exposure experiments on underfill and lid adhesive material are being conducted.



Backup Slides

Aeroflex technology as class-Y demonstrator



The NEPP program wants JPL to:

- 1) Identify 'limit' of class-Y type packages
- 2) Check if there is any additional reliability test that needs to be done on class-Y type packages in addition to conventional tests.

Issues related to class-Y product

1. None –hermeticity:

Package is directly exposed to space environment

2. Small feature size:

Why are we seeing class-Y non-hermetic parts?

- sub-90 nm devices generate too much heat. Need to attach heat sink directly on die.
- → Small feature size . Class-Y products are bound to have even smaller feature size in future. (thinner metallization and smaller flip chip solder bump that older generation devices did not have)



Original task plan

- Perform tests and Investigate failure mechanisms.
 - o Perform basic tests
 - Perform thermal cycling, power cycling, high temperature exposure, and current stressing.
 - Also perform moisture exposure (with/wo bias), vibration, drop, and vacuum effects tests, as equipments are available.
 - o Investigate synergetic effects.
 - Based on known materials physics behind flip chip solder joint reliabilities, it is evident that there will be synergetic effects between failure mechanisms (ex: crack propagation by thermal cycling and void propagation by current stressing will promote each other), even though studies done on synergetic effects are rare.
 - Synergetic effects of thermal cycling, current stressing, moisture exposure, and vacuum will be studied.

Need to investigate

- 1) Space environment effects
- 2) Small feature size issue



What we will do

1) Space environment effects:

According to investigation during underfill project, only long term vacuum exposure is real relevant threat.

- Vacuum thermal aging + thermal cycling
- Vacuum thermal aging + other tests (shock, vibration, drop)
- 2) Small feature size issue:
 - Synergetic effects of
 Thermal cycling + current stressing
- 3) Other non -hermetic issue:
 - Moisture exposure (w/o) vacuum
 - Thermal cycling + moisture exposure




How synergetic effects will work

- Moisture exposure → underfill swelling → (potential) onset of delamination or reduction of adhesion of underfill → reduction of thermal cycling life
- Electromigration → nucleation of voids → reduction of solder joint strength → (potential) reduction of thermal cycling life
- Thermal cycling → (potential) onset of flip chip solder bump fatigue crack → void nucleation site for electromigration → reduction of electromigration life
- Vacuum exposure → (potential) degradation of underfill → reduced thermal cycling life.


Electromigration followed by shear test






vol 21 (3), pp 698 (2006)

Substrate side




Current direction

Chip-side




Substrate side



J.W. Nah et al, J. Mater. Res., vol 21 (3), pp 698 (2006)







All solder bumps failed at their cathode sides.



Both EM void and fatigue crack initiate from corner





Lingyun Zhang et al, Appl. Phys. Lett., 88, 012106 (2006)

Corner is "current crowding" point

Jong-woong Kim et al, Journ. Elec. Mater. Vol 34 (12) 2006

Corner is high stress concentration point

Ductile-to-brittle fracture images of tensile test:



